
T1T2T3T4T5T6T7
clk
rst_n
in_valid
in_ready
d_tile (Input)
u_tile (Weight)
first_ch
last_ch
v_trans_valid
mult_valid
accum_valid
out_valid
y_tile (Output)
U0
U1
U2
U3
Pipeline Latency = 5 Cycles